| // SPDX-License-Identifier: (GPL-2.0+ OR MIT) |
| /* |
| * Copyright 2025 NXP |
| */ |
| |
| /dts-v1/; |
| |
| #include <dt-bindings/usb/pd.h> |
| #include "imx91.dtsi" |
| |
| / { |
| compatible = "fsl,imx91-11x11-evk", "fsl,imx91"; |
| model = "NXP i.MX91 11X11 EVK board"; |
| |
| aliases { |
| ethernet0 = &fec; |
| ethernet1 = &eqos; |
| gpio0 = &gpio1; |
| gpio1 = &gpio2; |
| gpio2 = &gpio3; |
| i2c0 = &lpi2c1; |
| i2c1 = &lpi2c2; |
| i2c2 = &lpi2c3; |
| mmc0 = &usdhc1; |
| mmc1 = &usdhc2; |
| rtc0 = &bbnsm_rtc; |
| serial0 = &lpuart1; |
| serial1 = &lpuart2; |
| serial2 = &lpuart3; |
| serial3 = &lpuart4; |
| serial4 = &lpuart5; |
| }; |
| |
| chosen { |
| stdout-path = &lpuart1; |
| }; |
| |
| reg_vref_1v8: regulator-adc-vref { |
| compatible = "regulator-fixed"; |
| regulator-max-microvolt = <1800000>; |
| regulator-min-microvolt = <1800000>; |
| regulator-name = "vref_1v8"; |
| }; |
| |
| reg_audio_pwr: regulator-audio-pwr { |
| compatible = "regulator-fixed"; |
| regulator-always-on; |
| regulator-max-microvolt = <3300000>; |
| regulator-min-microvolt = <3300000>; |
| regulator-name = "audio-pwr"; |
| gpio = <&adp5585 1 GPIO_ACTIVE_HIGH>; |
| enable-active-high; |
| }; |
| |
| reg_usdhc2_vmmc: regulator-usdhc2 { |
| compatible = "regulator-fixed"; |
| off-on-delay-us = <12000>; |
| pinctrl-0 = <&pinctrl_reg_usdhc2_vmmc>; |
| pinctrl-names = "default"; |
| regulator-max-microvolt = <3300000>; |
| regulator-min-microvolt = <3300000>; |
| regulator-name = "VSD_3V3"; |
| gpio = <&gpio3 7 GPIO_ACTIVE_HIGH>; |
| enable-active-high; |
| }; |
| |
| reserved-memory { |
| ranges; |
| #address-cells = <2>; |
| #size-cells = <2>; |
| |
| linux,cma { |
| compatible = "shared-dma-pool"; |
| alloc-ranges = <0 0x80000000 0 0x40000000>; |
| reusable; |
| size = <0 0x10000000>; |
| linux,cma-default; |
| }; |
| }; |
| }; |
| |
| &adc1 { |
| vref-supply = <®_vref_1v8>; |
| status = "okay"; |
| }; |
| |
| &eqos { |
| phy-handle = <ðphy1>; |
| phy-mode = "rgmii-id"; |
| pinctrl-0 = <&pinctrl_eqos>; |
| pinctrl-1 = <&pinctrl_eqos_sleep>; |
| pinctrl-names = "default", "sleep"; |
| status = "okay"; |
| |
| mdio { |
| compatible = "snps,dwmac-mdio"; |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-frequency = <5000000>; |
| |
| ethphy1: ethernet-phy@1 { |
| reg = <1>; |
| realtek,clkout-disable; |
| }; |
| }; |
| }; |
| |
| &fec { |
| phy-handle = <ðphy2>; |
| phy-mode = "rgmii-id"; |
| pinctrl-0 = <&pinctrl_fec>; |
| pinctrl-1 = <&pinctrl_fec_sleep>; |
| pinctrl-names = "default", "sleep"; |
| fsl,magic-packet; |
| status = "okay"; |
| |
| mdio { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-frequency = <5000000>; |
| |
| ethphy2: ethernet-phy@2 { |
| reg = <2>; |
| realtek,clkout-disable; |
| }; |
| }; |
| }; |
| |
| &lpi2c1 { |
| clock-frequency = <400000>; |
| pinctrl-0 = <&pinctrl_lpi2c1>; |
| pinctrl-names = "default"; |
| status = "okay"; |
| |
| audio_codec: wm8962@1a { |
| compatible = "wlf,wm8962"; |
| reg = <0x1a>; |
| clocks = <&clk IMX93_CLK_SAI3_GATE>; |
| AVDD-supply = <®_audio_pwr>; |
| CPVDD-supply = <®_audio_pwr>; |
| DBVDD-supply = <®_audio_pwr>; |
| DCVDD-supply = <®_audio_pwr>; |
| MICVDD-supply = <®_audio_pwr>; |
| PLLVDD-supply = <®_audio_pwr>; |
| SPKVDD1-supply = <®_audio_pwr>; |
| SPKVDD2-supply = <®_audio_pwr>; |
| gpio-cfg = < |
| 0x0000 /* 0:Default */ |
| 0x0000 /* 1:Default */ |
| 0x0000 /* 2:FN_DMICCLK */ |
| 0x0000 /* 3:Default */ |
| 0x0000 /* 4:FN_DMICCDAT */ |
| 0x0000 /* 5:Default */ |
| >; |
| }; |
| |
| inertial-meter@6a { |
| compatible = "st,lsm6dso"; |
| reg = <0x6a>; |
| }; |
| }; |
| |
| &lpi2c2 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-frequency = <400000>; |
| pinctrl-0 = <&pinctrl_lpi2c2>; |
| pinctrl-names = "default"; |
| status = "okay"; |
| |
| pcal6524: gpio@22 { |
| compatible = "nxp,pcal6524"; |
| reg = <0x22>; |
| #interrupt-cells = <2>; |
| interrupt-controller; |
| interrupts = <27 IRQ_TYPE_LEVEL_LOW>; |
| #gpio-cells = <2>; |
| gpio-controller; |
| interrupt-parent = <&gpio3>; |
| pinctrl-0 = <&pinctrl_pcal6524>; |
| pinctrl-names = "default"; |
| }; |
| |
| pmic@25 { |
| compatible = "nxp,pca9451a"; |
| reg = <0x25>; |
| interrupts = <11 IRQ_TYPE_EDGE_FALLING>; |
| interrupt-parent = <&pcal6524>; |
| |
| regulators { |
| buck1: BUCK1 { |
| regulator-always-on; |
| regulator-boot-on; |
| regulator-max-microvolt = <2237500>; |
| regulator-min-microvolt = <650000>; |
| regulator-name = "BUCK1"; |
| regulator-ramp-delay = <3125>; |
| }; |
| |
| buck2: BUCK2 { |
| regulator-always-on; |
| regulator-boot-on; |
| regulator-max-microvolt = <2187500>; |
| regulator-min-microvolt = <600000>; |
| regulator-name = "BUCK2"; |
| regulator-ramp-delay = <3125>; |
| }; |
| |
| buck4: BUCK4 { |
| regulator-always-on; |
| regulator-boot-on; |
| regulator-max-microvolt = <3400000>; |
| regulator-min-microvolt = <600000>; |
| regulator-name = "BUCK4"; |
| }; |
| |
| buck5: BUCK5 { |
| regulator-always-on; |
| regulator-boot-on; |
| regulator-max-microvolt = <3400000>; |
| regulator-min-microvolt = <600000>; |
| regulator-name = "BUCK5"; |
| }; |
| |
| buck6: BUCK6 { |
| regulator-always-on; |
| regulator-boot-on; |
| regulator-max-microvolt = <3400000>; |
| regulator-min-microvolt = <600000>; |
| regulator-name = "BUCK6"; |
| }; |
| |
| ldo1: LDO1 { |
| regulator-always-on; |
| regulator-boot-on; |
| regulator-max-microvolt = <3300000>; |
| regulator-min-microvolt = <1600000>; |
| regulator-name = "LDO1"; |
| }; |
| |
| ldo4: LDO4 { |
| regulator-always-on; |
| regulator-boot-on; |
| regulator-max-microvolt = <3300000>; |
| regulator-min-microvolt = <800000>; |
| regulator-name = "LDO4"; |
| }; |
| |
| ldo5: LDO5 { |
| regulator-always-on; |
| regulator-boot-on; |
| regulator-max-microvolt = <3300000>; |
| regulator-min-microvolt = <1800000>; |
| regulator-name = "LDO5"; |
| }; |
| }; |
| }; |
| |
| adp5585: io-expander@34 { |
| compatible = "adi,adp5585-00", "adi,adp5585"; |
| reg = <0x34>; |
| #gpio-cells = <2>; |
| gpio-controller; |
| #pwm-cells = <3>; |
| gpio-reserved-ranges = <5 1>; |
| |
| exp-sel-hog { |
| gpio-hog; |
| gpios = <4 GPIO_ACTIVE_HIGH>; |
| output-low; |
| }; |
| }; |
| }; |
| |
| &lpi2c3 { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| clock-frequency = <400000>; |
| pinctrl-0 = <&pinctrl_lpi2c3>; |
| pinctrl-names = "default"; |
| status = "okay"; |
| |
| ptn5110: tcpc@50 { |
| compatible = "nxp,ptn5110", "tcpci"; |
| reg = <0x50>; |
| interrupts = <27 IRQ_TYPE_LEVEL_LOW>; |
| interrupt-parent = <&gpio3>; |
| |
| typec1_con: connector { |
| compatible = "usb-c-connector"; |
| data-role = "dual"; |
| label = "USB-C"; |
| op-sink-microwatt = <15000000>; |
| power-role = "dual"; |
| self-powered; |
| sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM) |
| PDO_VAR(5000, 20000, 3000)>; |
| source-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>; |
| try-power-role = "sink"; |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| port@0 { |
| reg = <0>; |
| |
| typec1_dr_sw: endpoint { |
| remote-endpoint = <&usb1_drd_sw>; |
| }; |
| }; |
| }; |
| }; |
| }; |
| |
| ptn5110_2: tcpc@51 { |
| compatible = "nxp,ptn5110", "tcpci"; |
| reg = <0x51>; |
| interrupts = <27 IRQ_TYPE_LEVEL_LOW>; |
| interrupt-parent = <&gpio3>; |
| status = "okay"; |
| |
| typec2_con: connector { |
| compatible = "usb-c-connector"; |
| data-role = "dual"; |
| label = "USB-C"; |
| op-sink-microwatt = <15000000>; |
| power-role = "dual"; |
| self-powered; |
| sink-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM) |
| PDO_VAR(5000, 20000, 3000)>; |
| source-pdos = <PDO_FIXED(5000, 3000, PDO_FIXED_USB_COMM)>; |
| try-power-role = "sink"; |
| |
| ports { |
| #address-cells = <1>; |
| #size-cells = <0>; |
| |
| port@0 { |
| reg = <0>; |
| |
| typec2_dr_sw: endpoint { |
| remote-endpoint = <&usb2_drd_sw>; |
| }; |
| }; |
| }; |
| }; |
| }; |
| |
| pcf2131: rtc@53 { |
| compatible = "nxp,pcf2131"; |
| reg = <0x53>; |
| interrupts = <1 IRQ_TYPE_EDGE_FALLING>; |
| interrupt-parent = <&pcal6524>; |
| status = "okay"; |
| }; |
| }; |
| |
| &lpuart1 { |
| pinctrl-0 = <&pinctrl_uart1>; |
| pinctrl-names = "default"; |
| status = "okay"; |
| }; |
| |
| &lpuart5 { |
| pinctrl-0 = <&pinctrl_uart5>; |
| pinctrl-names = "default"; |
| status = "okay"; |
| |
| bluetooth { |
| compatible = "nxp,88w8987-bt"; |
| }; |
| }; |
| |
| &usbotg1 { |
| adp-disable; |
| disable-over-current; |
| dr_mode = "otg"; |
| hnp-disable; |
| srp-disable; |
| usb-role-switch; |
| samsung,picophy-dc-vol-level-adjust = <7>; |
| samsung,picophy-pre-emp-curr-control = <3>; |
| status = "okay"; |
| |
| port { |
| usb1_drd_sw: endpoint { |
| remote-endpoint = <&typec1_dr_sw>; |
| }; |
| }; |
| }; |
| |
| &usbotg2 { |
| adp-disable; |
| disable-over-current; |
| dr_mode = "otg"; |
| hnp-disable; |
| srp-disable; |
| usb-role-switch; |
| samsung,picophy-dc-vol-level-adjust = <7>; |
| samsung,picophy-pre-emp-curr-control = <3>; |
| status = "okay"; |
| |
| port { |
| usb2_drd_sw: endpoint { |
| remote-endpoint = <&typec2_dr_sw>; |
| }; |
| }; |
| }; |
| |
| &usdhc1 { |
| bus-width = <8>; |
| non-removable; |
| pinctrl-0 = <&pinctrl_usdhc1>; |
| pinctrl-1 = <&pinctrl_usdhc1_100mhz>; |
| pinctrl-2 = <&pinctrl_usdhc1_200mhz>; |
| pinctrl-names = "default", "state_100mhz", "state_200mhz"; |
| fsl,tuning-step = <1>; |
| status = "okay"; |
| }; |
| |
| &usdhc2 { |
| bus-width = <4>; |
| cd-gpios = <&gpio3 00 GPIO_ACTIVE_LOW>; |
| no-mmc; |
| no-sdio; |
| pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>; |
| pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>; |
| pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>; |
| pinctrl-3 = <&pinctrl_usdhc2_sleep>, <&pinctrl_usdhc2_gpio_sleep>; |
| pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep"; |
| vmmc-supply = <®_usdhc2_vmmc>; |
| fsl,tuning-step = <1>; |
| status = "okay"; |
| }; |
| |
| &wdog3 { |
| fsl,ext-reset-output; |
| status = "okay"; |
| }; |
| |
| &iomuxc { |
| pinctrl_eqos: eqosgrp { |
| fsl,pins = < |
| MX91_PAD_ENET1_MDC__ENET1_MDC 0x57e |
| MX91_PAD_ENET1_MDIO__ENET_QOS_MDIO 0x57e |
| MX91_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0 0x57e |
| MX91_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1 0x57e |
| MX91_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2 0x57e |
| MX91_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3 0x57e |
| MX91_PAD_ENET1_RXC__ENET_QOS_RGMII_RXC 0x5fe |
| MX91_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL 0x57e |
| MX91_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0 0x57e |
| MX91_PAD_ENET1_TD1__ENET1_RGMII_TD1 0x57e |
| MX91_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2 0x57e |
| MX91_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3 0x57e |
| MX91_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK 0x5fe |
| MX91_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL 0x57e |
| >; |
| }; |
| |
| pinctrl_eqos_sleep: eqossleepgrp { |
| fsl,pins = < |
| MX91_PAD_ENET1_MDC__GPIO4_IO0 0x31e |
| MX91_PAD_ENET1_MDIO__GPIO4_IO1 0x31e |
| MX91_PAD_ENET1_RD0__GPIO4_IO10 0x31e |
| MX91_PAD_ENET1_RD1__GPIO4_IO11 0x31e |
| MX91_PAD_ENET1_RD2__GPIO4_IO12 0x31e |
| MX91_PAD_ENET1_RD3__GPIO4_IO13 0x31e |
| MX91_PAD_ENET1_RXC__GPIO4_IO9 0x31e |
| MX91_PAD_ENET1_RX_CTL__GPIO4_IO8 0x31e |
| MX91_PAD_ENET1_TD0__GPIO4_IO5 0x31e |
| MX91_PAD_ENET1_TD1__GPIO4_IO4 0x31e |
| MX91_PAD_ENET1_TD2__GPIO4_IO3 0x31e |
| MX91_PAD_ENET1_TD3__GPIO4_IO2 0x31e |
| MX91_PAD_ENET1_TXC__GPIO4_IO7 0x31e |
| MX91_PAD_ENET1_TX_CTL__GPIO4_IO6 0x31e |
| >; |
| }; |
| |
| pinctrl_fec: fecgrp { |
| fsl,pins = < |
| MX91_PAD_ENET2_MDC__ENET2_MDC 0x57e |
| MX91_PAD_ENET2_MDIO__ENET2_MDIO 0x57e |
| MX91_PAD_ENET2_RD0__ENET2_RGMII_RD0 0x57e |
| MX91_PAD_ENET2_RD1__ENET2_RGMII_RD1 0x57e |
| MX91_PAD_ENET2_RD2__ENET2_RGMII_RD2 0x57e |
| MX91_PAD_ENET2_RD3__ENET2_RGMII_RD3 0x57e |
| MX91_PAD_ENET2_RXC__ENET2_RGMII_RXC 0x5fe |
| MX91_PAD_ENET2_RX_CTL__ENET2_RGMII_RX_CTL 0x57e |
| MX91_PAD_ENET2_TD0__ENET2_RGMII_TD0 0x57e |
| MX91_PAD_ENET2_TD1__ENET2_RGMII_TD1 0x57e |
| MX91_PAD_ENET2_TD2__ENET2_RGMII_TD2 0x57e |
| MX91_PAD_ENET2_TD3__ENET2_RGMII_TD3 0x57e |
| MX91_PAD_ENET2_TXC__ENET2_RGMII_TXC 0x5fe |
| MX91_PAD_ENET2_TX_CTL__ENET2_RGMII_TX_CTL 0x57e |
| >; |
| }; |
| |
| pinctrl_fec_sleep: fecsleepgrp { |
| fsl,pins = < |
| MX91_PAD_ENET2_MDC__GPIO4_IO14 0x51e |
| MX91_PAD_ENET2_MDIO__GPIO4_IO15 0x51e |
| MX91_PAD_ENET2_RD0__GPIO4_IO24 0x51e |
| MX91_PAD_ENET2_RD1__GPIO4_IO25 0x51e |
| MX91_PAD_ENET2_RD2__GPIO4_IO26 0x51e |
| MX91_PAD_ENET2_RD3__GPIO4_IO27 0x51e |
| MX91_PAD_ENET2_RXC__GPIO4_IO23 0x51e |
| MX91_PAD_ENET2_RX_CTL__GPIO4_IO22 0x51e |
| MX91_PAD_ENET2_TD0__GPIO4_IO19 0x51e |
| MX91_PAD_ENET2_TD1__GPIO4_IO18 0x51e |
| MX91_PAD_ENET2_TD2__GPIO4_IO17 0x51e |
| MX91_PAD_ENET2_TD3__GPIO4_IO16 0x51e |
| MX91_PAD_ENET2_TXC__GPIO4_IO21 0x51e |
| MX91_PAD_ENET2_TX_CTL__GPIO4_IO20 0x51e |
| >; |
| }; |
| |
| pinctrl_lpi2c1: lpi2c1grp { |
| fsl,pins = < |
| MX91_PAD_I2C1_SCL__LPI2C1_SCL 0x40000b9e |
| MX91_PAD_I2C1_SDA__LPI2C1_SDA 0x40000b9e |
| >; |
| }; |
| |
| pinctrl_lpi2c2: lpi2c2grp { |
| fsl,pins = < |
| MX91_PAD_I2C2_SCL__LPI2C2_SCL 0x40000b9e |
| MX91_PAD_I2C2_SDA__LPI2C2_SDA 0x40000b9e |
| >; |
| }; |
| |
| pinctrl_lpi2c3: lpi2c3grp { |
| fsl,pins = < |
| MX91_PAD_GPIO_IO28__LPI2C3_SDA 0x40000b9e |
| MX91_PAD_GPIO_IO29__LPI2C3_SCL 0x40000b9e |
| >; |
| }; |
| |
| pinctrl_pcal6524: pcal6524grp { |
| fsl,pins = < |
| MX91_PAD_CCM_CLKO2__GPIO3_IO27 0x31e |
| >; |
| }; |
| |
| pinctrl_reg_usdhc2_vmmc: regusdhc2vmmcgrp { |
| fsl,pins = < |
| MX91_PAD_SD2_RESET_B__GPIO3_IO7 0x31e |
| >; |
| }; |
| |
| pinctrl_uart1: uart1grp { |
| fsl,pins = < |
| MX91_PAD_UART1_RXD__LPUART1_RX 0x31e |
| MX91_PAD_UART1_TXD__LPUART1_TX 0x31e |
| >; |
| }; |
| |
| pinctrl_uart5: uart5grp { |
| fsl,pins = < |
| MX91_PAD_DAP_TDO_TRACESWO__LPUART5_TX 0x31e |
| MX91_PAD_DAP_TDI__LPUART5_RX 0x31e |
| MX91_PAD_DAP_TMS_SWDIO__LPUART5_RTS_B 0x31e |
| MX91_PAD_DAP_TCLK_SWCLK__LPUART5_CTS_B 0x31e |
| >; |
| }; |
| |
| pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp { |
| fsl,pins = < |
| MX91_PAD_SD1_CLK__USDHC1_CLK 0x158e |
| MX91_PAD_SD1_CMD__USDHC1_CMD 0x138e |
| MX91_PAD_SD1_DATA0__USDHC1_DATA0 0x138e |
| MX91_PAD_SD1_DATA1__USDHC1_DATA1 0x138e |
| MX91_PAD_SD1_DATA2__USDHC1_DATA2 0x138e |
| MX91_PAD_SD1_DATA3__USDHC1_DATA3 0x138e |
| MX91_PAD_SD1_DATA4__USDHC1_DATA4 0x138e |
| MX91_PAD_SD1_DATA5__USDHC1_DATA5 0x138e |
| MX91_PAD_SD1_DATA6__USDHC1_DATA6 0x138e |
| MX91_PAD_SD1_DATA7__USDHC1_DATA7 0x138e |
| MX91_PAD_SD1_STROBE__USDHC1_STROBE 0x158e |
| >; |
| }; |
| |
| pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp { |
| fsl,pins = < |
| MX91_PAD_SD1_CLK__USDHC1_CLK 0x15fe |
| MX91_PAD_SD1_CMD__USDHC1_CMD 0x13fe |
| MX91_PAD_SD1_DATA0__USDHC1_DATA0 0x13fe |
| MX91_PAD_SD1_DATA1__USDHC1_DATA1 0x13fe |
| MX91_PAD_SD1_DATA2__USDHC1_DATA2 0x13fe |
| MX91_PAD_SD1_DATA3__USDHC1_DATA3 0x13fe |
| MX91_PAD_SD1_DATA4__USDHC1_DATA4 0x13fe |
| MX91_PAD_SD1_DATA5__USDHC1_DATA5 0x13fe |
| MX91_PAD_SD1_DATA6__USDHC1_DATA6 0x13fe |
| MX91_PAD_SD1_DATA7__USDHC1_DATA7 0x13fe |
| MX91_PAD_SD1_STROBE__USDHC1_STROBE 0x15fe |
| >; |
| }; |
| |
| pinctrl_usdhc1: usdhc1grp { |
| fsl,pins = < |
| MX91_PAD_SD1_CLK__USDHC1_CLK 0x1582 |
| MX91_PAD_SD1_CMD__USDHC1_CMD 0x1382 |
| MX91_PAD_SD1_DATA0__USDHC1_DATA0 0x1382 |
| MX91_PAD_SD1_DATA1__USDHC1_DATA1 0x1382 |
| MX91_PAD_SD1_DATA2__USDHC1_DATA2 0x1382 |
| MX91_PAD_SD1_DATA3__USDHC1_DATA3 0x1382 |
| MX91_PAD_SD1_DATA4__USDHC1_DATA4 0x1382 |
| MX91_PAD_SD1_DATA5__USDHC1_DATA5 0x1382 |
| MX91_PAD_SD1_DATA6__USDHC1_DATA6 0x1382 |
| MX91_PAD_SD1_DATA7__USDHC1_DATA7 0x1382 |
| MX91_PAD_SD1_STROBE__USDHC1_STROBE 0x1582 |
| >; |
| }; |
| |
| pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp { |
| fsl,pins = < |
| MX91_PAD_SD2_CLK__USDHC2_CLK 0x158e |
| MX91_PAD_SD2_CMD__USDHC2_CMD 0x138e |
| MX91_PAD_SD2_DATA0__USDHC2_DATA0 0x138e |
| MX91_PAD_SD2_DATA1__USDHC2_DATA1 0x138e |
| MX91_PAD_SD2_DATA2__USDHC2_DATA2 0x138e |
| MX91_PAD_SD2_DATA3__USDHC2_DATA3 0x138e |
| MX91_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e |
| >; |
| }; |
| |
| pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp { |
| fsl,pins = < |
| MX91_PAD_SD2_CLK__USDHC2_CLK 0x15fe |
| MX91_PAD_SD2_CMD__USDHC2_CMD 0x13fe |
| MX91_PAD_SD2_DATA0__USDHC2_DATA0 0x13fe |
| MX91_PAD_SD2_DATA1__USDHC2_DATA1 0x13fe |
| MX91_PAD_SD2_DATA2__USDHC2_DATA2 0x13fe |
| MX91_PAD_SD2_DATA3__USDHC2_DATA3 0x13fe |
| MX91_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e |
| >; |
| }; |
| |
| pinctrl_usdhc2_gpio: usdhc2gpiogrp { |
| fsl,pins = < |
| MX91_PAD_SD2_CD_B__GPIO3_IO0 0x31e |
| >; |
| }; |
| |
| pinctrl_usdhc2_gpio_sleep: usdhc2gpiosleepgrp { |
| fsl,pins = < |
| MX91_PAD_SD2_CD_B__GPIO3_IO0 0x51e |
| >; |
| }; |
| |
| pinctrl_usdhc2: usdhc2grp { |
| fsl,pins = < |
| MX91_PAD_SD2_CLK__USDHC2_CLK 0x1582 |
| MX91_PAD_SD2_CMD__USDHC2_CMD 0x1382 |
| MX91_PAD_SD2_DATA0__USDHC2_DATA0 0x1382 |
| MX91_PAD_SD2_DATA1__USDHC2_DATA1 0x1382 |
| MX91_PAD_SD2_DATA2__USDHC2_DATA2 0x1382 |
| MX91_PAD_SD2_DATA3__USDHC2_DATA3 0x1382 |
| MX91_PAD_SD2_VSELECT__USDHC2_VSELECT 0x51e |
| >; |
| }; |
| |
| pinctrl_usdhc2_sleep: usdhc2sleepgrp { |
| fsl,pins = < |
| MX91_PAD_SD2_CLK__GPIO3_IO1 0x51e |
| MX91_PAD_SD2_CMD__GPIO3_IO2 0x51e |
| MX91_PAD_SD2_DATA0__GPIO3_IO3 0x51e |
| MX91_PAD_SD2_DATA1__GPIO3_IO4 0x51e |
| MX91_PAD_SD2_DATA2__GPIO3_IO5 0x51e |
| MX91_PAD_SD2_DATA3__GPIO3_IO6 0x51e |
| MX91_PAD_SD2_VSELECT__GPIO3_IO19 0x51e |
| >; |
| }; |
| |
| }; |
