)]}'
{
  "id": "01fb7d2ec3a4b4bb8c9605b86d53779a6fa22335",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "2c2aaca894bf4aefdfe67500338aa1253533cb14",
      "name": "fpga-bridge.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "bcf2dd24e17917f4f9b5730aee2ebd3ba0cab41d",
      "name": "fpga-mgr.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "f89e4a3117224079bef5a6fdb40485c7939f7058",
      "name": "fpga-region.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "c51e5ebd544abc7a4a45b3bd49887a630687c227",
      "name": "index.rst"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "51cd81dbb4dc5ccf5846ee0380f62d65611edc39",
      "name": "intro.rst"
    }
  ]
}